Intelligent wide port PHY usage

ABSTRACT

A controller of a storage device is described for handling communications with a host device. In some examples, the storage device includes a wide port comprising a plurality of phys. The wide port is configured to receive, via a first phy of the plurality of phys, a signal. The controller is configured to select, based on a respective power factor associated with each respective phy of the plurality of phys and a respective performance factor associated with each respective phy of the plurality of phys, a second phy of the plurality of phys to utilize for performing an operation associated with the received signal. In such examples, the wide port is further configured to perform, using the second phy, the operation associated with the received signal.

CROSS-REFERENCE TO RELATED APPLICATIONS

This application is a continuation of U.S. patent application Ser. No.15/967,522, filed Apr. 30, 3018, which application is a continuation ofU.S. patent application Ser. No. 15/061,768, filed Mar. 4, 2016, nowU.S. Pat. No. 9,959,068. The aforementioned related patent applicationsare herein incorporated by reference.

BACKGROUND OF THE DISCLOSURE Field of the Disclosure

In computing, host computing devices may communicate with associatedstorage devices through a port on the storage device. The port mayinclude one or more physical layers (referred to simply as “phys”) thatrefer to circuitry required to implement physical layer functions. Withstorage devices utilizing a SAS Interface, narrow ports are defined tobe ports consisting of only a single phy, while wide ports are definedas ports consisting of two or more phys. For instance, a phy mayphysically receive or physically couple to a link layer device, such asan optical fiber or copper cable, and perform various functions onvarious signals received from the link layer devices for the port. Asprocessors become faster and more data is transferred, ports haveincorporated more phys to handle the various incoming signals. Forinstance, wide port configurations utilize two or more phys in a singleport. In some wide port examples with multiple phys where an incomingsignal requires an operation to be performed, storage devices merelydefault to performing the operation via the same phy at which theincoming signal was received.

SUMMARY OF THE DISCLOSURE

In one example, the disclosure is directed to a method includingreceiving, at a wide port of a storage device, via a first phy of aplurality of phys associated the wide port, a signal, selecting, by acontroller of the storage device, based on a respective power factorassociated with each respective phy of the plurality of phys and arespective performance factor associated with each respective phy of theplurality of phys, a second phy of the plurality of phys to utilize forperforating an operation associated with the received signal, andperforming, by the wide port, using the second phy, the operationassociated with the received signal.

In another example, the disclosure is directed to a storage deviceincluding a wide port comprising a plurality of phys, wherein the wideport is configured to: receive, via a first phy of the plurality ofphys, a signal; and a controller configured to: select, based on arespective power factor associated with each respective phy of theplurality of phys and a respective performance factor associated witheach respective phy of the plurality of phys, a second phy of theplurality of phys to utilize for performing an operation associated withthe received signal, wherein the wide port is further configured toperform, using the second phy, the operation associated with thereceived signal.

In another example, the disclosure is directed to a computer-readablemedium containing instructions that, when executed, cause a controllerof a storage device to, responsive to receiving, at a wide port of astorage device, via a first phy of a plurality of phys associated thewide port, a signal: for each phy of the plurality of phys: determine apower mode for the respective phy; determine, based on the power mode, apower value for the respective phy; and multiply the power value with ascaled percentage of the respective power value associated with therespective phy to determine a power factor associated with therespective phy; determining, by the controller, an initiator responsefactor for the respective phy, wherein the initiator response factorindicates a level of an initiator time turnaround for the respectivephy; determine a phy availability time factor for the respective phy,wherein the phy availability time factor indicates a level of time forthe respective phy to become available to process a new operation basedon the expected processing times of pending operations in a queue to beprocessed by the respective phy; determine a wake-up time factor for therespective phy, wherein the wake-up time factor indicates a level oftime for the respective phy to switch to an active power mode;determine, based on the initiator response factor for the respectivephy, the phy availability time factor for the respective phy, thewake-up time factor for the respective phy, and a respective weight foreach of the initiator response factor, the phy availability time factor,and the wake-up time factor, a respective performance value for therespective phy; and multiply the respective performance value with ascaled percentage of the performance value to determine a performancefactor associated with the respective phy; select, based on therespective power factor associated with each respective phy of theplurality of phys and the respective performance factor associated witheach respective phy of the plurality of phys, a second phy of theplurality of phys to utilize for performing an operation associated withthe received signal; and perform, using the second phy, the operationassociated with the received signal.

The details of one or more examples of the disclosure are set forth inthe accompanying drawings and the description below. Other features,objects, and advantages of the disclosure will be apparent from thedescription and drawings, and from the claims.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a conceptual diagram illustrating an example system configuredas a storage environment in which a hard drive may function as a storagedevice for a host device, in accordance with one or more techniques ofthis disclosure.

FIG. 2 is a conceptual diagram illustrating the controller and othercomponents of the hard drive of FIG. 1 in more detail.

FIG. 3 is a flow diagram illustrating an example technique for acontroller in handling outgoing communications to a host device, inaccordance with one or more techniques of this disclosure.

FIG. 4 is a flow diagram illustrating an example technique for acontroller in determining a power factor for a respective phy, inaccordance with one or more techniques of this disclosure.

FIG. 5 is a flow diagram illustrating an example technique for acontroller in determining a performance factor for a respective phy, inaccordance with one or more techniques of this disclosure.

DETAILED DESCRIPTION

In general, this disclosure describes techniques for enabling acontroller of a storage device to improve the handling of outgoingcommunications to a host device. For example, a wide port that includesa plurality of phys may receive a signal via one of the phys. In theexample where the received signal is associated with an operation, suchas a data transfer, rather than defaulting to performing the operationusing the same phy that received the signal or arbitrarily selecting aphy to perform the operation, the controller of the storage device mayselect or determine a phy for performing the operation based on one ormore criteria.

The controller may determine the phy by calculating a power factorand/or a performance factor for each respective phy. For instance, ifthe storage device is configured for power efficiency, the controllermay weigh the power factor for each respective phy over the performancefactor for each respective phy when determining which phy to utilize inperforming the operation. In other instances, if the storage device isconfigured for performance efficiency, the controller may weigh theperformance factor for each respective phy over the power factor foreach respective phy when determining which phy to utilize in performingthe operation. In still other instances, if the storage device isconfigured to balance the power efficiency and the performanceefficiency, the controller may scale the power factors and theperformance factors associated with each of the respective phys suchthat both factors influence the selection of a phy for performing theoperation.

Using the techniques of the current disclosure, a storage device mayintelligently and efficiently operate under any combination ofperformance and power criteria independently of any host deviceoperatively connected to the storage device. Further, the storage devicemay alter performance and power criteria based on the desiredenvironment, without the host device needing to be aware of such changesto the performance and power criteria, e.g., thereby increasing theindependence of the storage device, reducing complexity at the hostdevice, and the like.

FIG. 1 is a conceptual and schematic block diagram illustrating anexample system 2 configured as a storage environment in which a harddrive may function as a storage device 6 for a host device 4, inaccordance with one or more techniques of this disclosure. For instance,host device 4 may utilize non-volatile memory devices included in datastorage device 6, such as non-volatile memory (NVM) 12, to store andretrieve data. In some examples, storage environment 2 may include aplurality of storage devices, such as data storage device 6, which mayoperate as a storage array. For instance, storage environment 2 mayinclude a plurality of hard drives 6 configured as a redundant array ofinexpensive/independent disks (RAID) that collectively function as amass storage device for host device 4. While techniques of thisdisclosure generally refer to storage environment 2 and data storagedevice 6, techniques described herein may be performed in any storageenvironment that utilizes a SAS Interface and non-volatile memory tostore data, such as a solid state drive (SSD) or a tape drive.

Storage environment 2 may include host device 4 which may store and/orretrieve data to and/or from one or more storage devices, such as datastorage device 6. As illustrated in FIG. 1, host device 4 maycommunicate with data storage device 6 via port 14. Host device 4 mayinclude any of a wide range of devices, including computer servers,network attached storage (NAS) units, desktop computers, notebook (i.e.,laptop) computers, tablet computers, set-top boxes, telephone handsetssuch as so-called “smart” phones, so-called “smart” pads, televisions,cameras, display devices, digital media players, video gaming consoles,video streaming devices, and the like. Typically, host device 4 includesany device having a processing unit, which may refer to any form ofhardware capable of processing data and may include a general purposeprocessing unit (such as a central processing unit (CPU), dedicatedhardware (such as an application specific integrated circuit (ASIC)),configurable hardware such as a field programmable gate array (FPGA) orany other form of processing unit configured by way of softwareinstructions, microcode, firmware, or the like.

As illustrated in FIG. 1 data storage device 6 may include a controller8, a volatile memory 9, a hardware engine 10, NVM 12, and port 14. Insome examples, data storage device 6 may include additional componentsnot shown in FIG. 1 for ease of illustration purposes. For example, datastorage device 6 may include power delivery components, including, forexample, a capacitor, super capacitor, or battery; a printed circuitboard (PCB) to which components of data storage device 6 aremechanically attached and which includes electrically conductive tracesthat electrically interconnect components of data storage device 6, andthe like. In some examples, the physical dimensions and connectorconfigurations of data storage device 6 may conform to one or morestandard form factors. Some example standard form factors include, butare not limited to, 3.5″ hard disk drive (HDD) or solid state drive(SSD), 2.5″ HDD or SSD, or 1.8″ HDD or SSD.

In some examples, volatile memory 9 may store information for processingduring operation of data storage device 6. In some examples, volatilememory 9 is a temporary memory, meaning that a primary purpose ofvolatile memory 9 is not long-term storage. Volatile memory 9 on datastorage device 6 may configured for short-term storage of information asvolatile memory and therefore not retain stored contents if powered off.Examples of volatile memories include random access memories (RAM),dynamic random access memories (DRAM), static random access memories(SRAM), and other forms of volatile memories known in the art.

In some examples, data storage device 6 may be a shingle magneticrecording (SMR) drive. With SMR, tracks are written to NVM 12 andsuccessively written data tracks partially overlap the previouslywritten data tracks, which typically increases the data density of NVM12 by packing the tracks closer together. In some examples in which datastorage device 6 is an SMR drive, data storage device 6 may also includeportions of NVM 12 that do not include partially overlapping data tracksand are thus configured to facilitate random writing and reading ofdata. To accommodate the random access zones, portions of NVM 12 mayhave tracks spaced farther apart than in the sequential, SMR zone.

NVM 12 may be configured to store larger amounts of information thanvolatile memory 9. NVM 12 may further be configured for long-termstorage of information as non-volatile memory space and retaininformation after power on/off cycles. Examples of non-volatile memoriesinclude magnetic media, NAND, optical disks, floppy disks, flashmemories, or forms of electrically programmable read only memories(EPROM) or electrically erasable programmable read only memories(EEPROM). NVM 12 may be one or more magnetic platters in data storagedevice 6, each platter containing one or more regions of one or moretracks of data.

Data storage device 6 may include port 14 for interfacing with hostdevice 4. Port 14 may include one or both of a data bus for exchangingdata with host device 4 and a control bus for exchanging operations withhost device 4. Port 14 may include multiple independent physicalconnections with host device 4, also known as phys 16A-16N. In someexamples, port 14 may include as few as 2 phys 16A and 16B. In otherexamples, port 14 may include four phys 16A-16D. In still otherexamples, port 14 may include more than four phys. Port 14 may operatein accordance with any suitable protocol. For example, port 14 and phys16A-16N may operate in accordance with one or more of the followingprotocols: advanced technology attachment (ATA) (e.g., serial-ATA(SATA), and parallel-ATA (PATA)), Fibre Channel, small computer systeminterface (SCSI), serially attached SCSI (SAS), peripheral componentinterconnect (PCI), PCI-express (PCIe), and non-volatile memory express(NVMe). In the following examples, port 14 may have a wide portconfiguration and operate in accordance with the SAS protocol. Phys16A-16N is electrically connected to controller 8, providing electricalconnection between host device 4 and controller 8, allowing data to beexchanged between host device 4 and controller 8. In some examples, theelectrical connection of port 14 may also permit data storage device 6to receive power from host device 4. The one or more phys 16A-16N, orphysical layers that refer to circuitry required to implement physicallayer functions. For instance, phys 16A-16N may physically receive alink layer device, such as an optical fiber or copper cable, and performvarious functions on the signals received from the link layer devicesfor port 14. Phys 16A-16N may be configured to operate under one or moreof the following protocols: ATA, SATA, universal serial bus (USB),wireless local access network (WLAN), Ethernet, SAS, PCI, PCIe, andNVMe.

In the example of FIG. 1, data storage device 6 includes hardware engine10, which may represent the hardware responsible for interfacing withthe NVM 12. Hardware engine 10 may, in the context of a platter-basedhard drive such as an SMR drive, represent the magnetic read/write headand the accompanying hardware to configure, drive, and process thesignals sensed by the magnetic read/write head. In other examples, suchas when data storage device 6 is an SSD or other instances of an HDD,hardware engine 10 may refer to logic engines controlling read and writeoperations to NVM 12. In such examples, hardware engine 10 may be asub-component of controller 8.

Data storage device 6 includes controller 8, which may manage one ormore operations of data storage device 6. Controller 8 may interfacewith host device 4 via port 14 and manage the storage of data to and theretrieval of data from NVM 12 accessible via hardware engine 10.Controller 8 may, as one example, manage writes to and reads from thememory devices, e.g., volatile memory 9 and NVM 12. In some examples,controller 8 may be a hardware controller. In other examples, controller8 may be implemented into data storage device 6 as a softwarecontroller. Controller 8 may include any combination of software,hardware, and/or firmware to perform techniques of this disclosure.

Data storage device 6 may execute software, such as the above notedoperating system, to manage interactions between host 4 and hardwareengine 10. The operating system may perform arbitration in the contextof multi-core CPUs, where each core effectively represents a differentCPU, to determine which of the CPUs may access hardware engine 10. Theoperating system may also perform queue management within the context ofa single CPU to address how various events, such as read and writerequests in the example of data storage device 6, issued by host 4should be processed by hardware engine 10 of data storage device 6.

In accordance with the techniques of this disclosure, port 14 may beconfigured to receive, via phy 16A, a signal. In some examples, thesignal may include or be associated with an operation to be performed byone of phys 16A-16N. In the example of FIG. 1, phy 16A may receive asignal from host 4 that includes a request to conduct a data transferbetween data storage device 6 and host 4. Other examples of the signalreceived at phy 16A may include a signal that includes data to bewritten at data storage device 6 or a signal that includes an address ofdata to be read from data storage 6, among other things. Examples ofoperations that may be performed by one of phys 16A-16N include a writeoperation, a read operation, a data transfer, or a data deletion, amongother things.

For SAS Wide Port Configurations of plurality of phys 16A-16N,responsive to phy 16A receiving the signal, controller 8 may select,based on a respective power factor associated with each respective phyof the plurality of phys 16A-16N and/or a respective performance factorassociated with each respective phy of the plurality of phys 16A-16N, asecond phy of the plurality of phys to utilize for performing anoperation associated with the received signal. In the example of FIG. 1,phy 16A may receive a signal indicative of an operation to perform adata transfer between data storage device 6 and host 4. In response toreceiving the signal, one phy of the phys 16A-16N may perform thatoperation. However, due to previously queued operations and power statesof the various phys 16A-16N, the operation may be performed moreefficiently on some phys of the plurality of phys 16A-16N than others.Further, based on the environment in which data storage device 6 isperforming in, controller 8 may be configured to operate at a specificlevel of power efficiency and/or a specific level of performanceefficiency. These levels may influence the values of the respectivepower factors and the respective performance factors used by controller8 to select each of the one or more phys 16 being used to carry out anoperation.

For instance, if data storage device 6 is configured to be a low-powerstorage device, controller 8 may select the second phy 16 based on whichphy 16 would require the least amount of power consumption to executethe operation indicated by the received signal. In another instance, ifdata storage device 6 is configured to operate in a high-trafficenvironment, controller 8 may select the second phy 16 based on whichphy 16 would complete the operation the quickest or in the shortestamount of time. In still other instances, controller 8 may select thephy 16 based on a combination of the power consumption and theperformance efficiency. In the example of FIG. 1, controller 8 mayselect phy 16B to perform the data transfer included in the receivedsignal, based on the respective power factor and the respectiveperformance factor of phy 16B indicating that phy 1613 was the phy forperforming the operation under the current configuration of data storagedevice 6.

Once controller 8 selects second phy 16B to perform the operation, port14 may perform, using second phy 16B, the operation associated with thereceived signal. In the example of FIG. 1, phy 16B may perform theoperation of conducting the data transfer indicated in the signalreceived by phy 16A.

By using the techniques described herein, data storage device 6 mayintelligently decide which phy of phys 16A-16N to utilize in performingoperations based on the environment in which data storage device 6 isconfigured to operate. As host device 4 may be generally unaware ofoperations being performed on data storage device 6 without queryingdata storage device 6, host device 4 may arbitrarily determine which phyof phys 16A-16N to utilize in sending a signal indicative of anoperation to be performed to data storage device 6. If the same phy isconsistently used when data storage device 6 is configured forperformance, performing all operations using the same phy may result ina large loss in performance, as other phys may not execute anyoperations while the single phy executes each operation. In otherinstances, if the phy used by host device 4 to send operations to datastorage device 6 is rotated when data storage device 6 is configured forpower efficiency, performing each operation at the phy which theoperation was received may result in power inefficiencies andperformance delays based on the phys consistently being activated out ofslumber mode and being switched back into slumber mode after theoperation is executed. Further, if data storage device 6 was required toswitch environments, the previous techniques may not allow data storagedevice 6 to effectively make such a switch. Using the techniques of thecurrent disclosure, data storage device 6 may intelligently andefficiently operate under any combination of performance and powerfactors independently of host device 4. Further, data storage device 6may alter performance and power levels based on the desired environmentwithout host device 4 needing to be aware of such changes, increasingthe independence of data storage device 6.

FIG. 2 is a block diagram illustrating controller 8 and other componentsof data storage device 6 of FIG. 1 in more detail. In the example ofFIG. 2, controller 8 includes port 14, efficiency determination module22, memory manager unit 32, and hardware engine interface unit 34.Memory manager unit 32 and hardware engine interface unit 34 may performvarious functions typical of a controller on a hard drive. For instance,hardware engine interface unit 34 may represent a unit configured tofacilitate communications between the hardware controller 8 and thehardware engine 10. Hardware engine interface unit 34 may present astandardized or uniform way by which to interface with hardware engine10. Hardware engine interface 34 may provide various configuration dataand events to hardware engine 10, which may then process the event inaccordance with the configuration data, returning various differenttypes of information depending on the event. In the context of an eventrequesting that data be read (e.g., a read request), hardware engine 10may return the data to hardware engine interface 34, which may pass thedata to memory manager unit 32. Memory manager unit 32 may store theread data to volatile memory 9 and return a pointer or other indicationof where this read data is stored to hardware engine interface 34. Inthe context of an event involving a request to write data (e.g. a writerequest), hardware engine 10 may return an indication that the write hascompleted to hardware engine interface unit 34. In this respect,hardware engine interface unit 34 may provide a protocol and handshakemechanism with which to interface with hardware engine 10.

Controller 8 includes various modules, including efficiencydetermination module 22. The various modules of controller 8 may beconfigured to perform various techniques of this disclosure, includingthe technique described above with respect to FIG. 1. Efficiencydetermination module 22 may perform operations described herein usingsoftware, hardware, firmware, or a mixture of hardware, software, andfirmware residing in and/or executing on data storage device 6 (e.g., atvolatile memory 9 and/or non-volatile memory 12).

In accordance with the techniques of this disclosure, port 14 may beconfigured to receive, via phy 16A, a signal. In some examples, thesignal may include or be associated with an operation to be performed byone of phys 16A-16N. In the example of FIG. 2, phy 16A may receive asignal from host 4 for a request to write data to non-volatile memory12. Examples of the signal include a signal that includes data forwriting or a signal that includes an address of data for reading, amongother things. Other examples of operations that may be performed by oneof phys 16A-16N include a write operation, a read operation, a datatransfer, or a data deletion, among other things.

Responsive to phy 16A receiving the signal, efficiency determinationmodule 22 of controller 8 may select, based on a respective power factorassociated with each respective phy of the plurality of phys 16A-16N anda respective performance factor associated with each respective phy ofthe plurality of phys 16A1-16N, a second phy of the plurality of phys toutilize for performing an operation associated with the received signal.For instance, volatile memory 9 may store a data structure, such as atable, a machine learning system, a database, or the like. This datastructure may store each of the determined power factors and thedetermined performance factors. Efficiency determination module 22 mayupdate the respective power factors and the respective performancefactors for each respective phy intermittently or upon receipt of everysignal from host 4. Efficiency determination module 22 may then selectthe second phy based on the values of the respective power factors andthe respective performance factors in the data structure in volatilememory 9.

In the example of FIG. 2, phy 16A received a signal indicative of anoperation to write data to non-volatile memory 12. As such, one phy ofthe phys 16A-16N may perform that operation. However, due to previouslyqueued operations and power states of the various phys 16A-16N, theoperation may more efficiently be performed on some phys of theplurality of phys 16A-16N than others. Further, based on the environmentin which data storage device 6 is performing in, controller 8 may beconfigured to operate under various levels of power efficiency andperformance efficiency. These levels may influence the values of therespective power factors and the respective performance factors.

For instance, if data storage device 6 is configured to be a low-powerstorage device, efficiency determination module 22 of controller 8 mayselect the second phy as the phy that would require the least amount ofpower consumption to execute the operation indicated by the receivedsignal, as indicated by the respective power factors stored in the datastructure in volatile memory 9 maintained by controller 8. In anotherinstance, if data storage device 6 is configured to operate in ahigh-traffic environment, efficiency determination module 22 ofcontroller 8 may select the second phy as the phy that would completethe operation the quickest, as indicated by the respective performancefactors stored in the data structure in volatile memory 9 maintained bycontroller 8. In still other instances, efficiency determination module22 of controller 8 may select the phy based on a combination of thepower consumption and the performance efficiency, as indicated by boththe respective power factors and the respective performance factorsstored in the data structure in volatile memory 9 maintained bycontroller 8. In the example of FIG. 2, efficiency determination module22 of controller 8 may select phy 16B to perform the write operationincluded in the received signal, based on the respective power factorand the respective performance factor of phy 16B indicating that phy 16Bwas the phy for performing the operation under the current configurationof data storage device 6.

In some examples, the respective power factors maintained by module 22may indicate an inverse level of power consumption needed to perform theoperation using each individual phy. The respective power factor may bea scaled percentage of a respective power value associated with eachrespective phy of the plurality of phys. In determining the respectivepower factor for each respective phy 16A-16N, efficiency determinationmodule 22 of controller 8 may determine a power mode for the respectivephy. In some examples, the power mode may be one of an active mode, aslumber mode, or a partial power mode. For instance, if phy 16A is in anactive mode, phy 16A may be powered to actively receive signals andperform the operations included in the signals. In other instances, ifphy 16A is in slumber mode, phy 16A may neither receive signals from thehost device nor perform operations and requires a first wake-up timeduration to be transitioned to the active mode. In still otherinstances, if phy 16A is in partial power mode, phy 16A may neitherreceive signals from the host device nor perform operations and that therespective phy requires a second wake-up time duration to betransitioned to the active mode, wherein the second wake-up timeduration is less than the first wake-up time duration. For example, aphy in slumber mode or partial power mode may only be able to receivesignals from controller 8 that indicate that the respective phy shouldtransition to active mode. The time duration that the transition takes,in addition to the power needed to make such a transition, may take alonger time and require more power when the phy is in slumber moderather than partial power mode. As a tradeoff, a phy in slumber mode mayconsume less power than a phy in partial power mode. In other examples,other power modes may exist, with each power mode supplying differentamounts of power to the respective phy.

In other words, in order for phy 16A to be switched to an active modesuch that phy 16A is capable of performing operations, different amountsof power may be required. For instance, if phy 16A is already in activemode, a minimal amount of power may be needed to switch phy 16A into astate where phy 16A may perform the operation indicated by the receivedsignal. Conversely, if phy 16A is in slumber mode and receiving a verylow amount of power, a larger amount of power may be needed to switchphy 16A into a state where phy 16A may perform the operation indicatedby the received signal.

Based on the power mode for the respective phy, efficiency determinationmodule 22 may determine a power value for the respective phy. Forinstance, since the power factor indicates an inverse level of powerconsumption needed to perform the operation using the respective phy,larger power values may be assigned to phys with power modes thatrequire less power consumption to perform the operation. As such,efficiency determination module 22 may assign phys in active mode a highvalue (e.g., one), phys in slumber mode a low value (e.g., zero), andphys in a partial power mode a middle value (e.g., zero<powervalue<one).

Efficiency determination module 22 may then multiply the power valuewith the scaled percentage of the respective power value associated withthe respective phy to determine the power factor associated with therespective phy. As described above, the respective power factor may be ascaled percentage of a respective power value associated with eachrespective phy of the plurality of phys. The scaled percentage of therespective power value may indicate the weight that efficiencydetermination module 22 places on the power factor in evaluating whichphy to select for performing the operation. For instance, if the scaledpercentage of the power factor is equal to one hundred percent,efficiency determination module 22 may always select the phy that wouldconsume the least amount of power in performing the operation, i.e., thephy with the largest power factor. In such instances, only a single phymay be in active mode, with all signals being received by the singleactive phy and all operations being performed by the single active phy.In other instances, the scaled percentage of the power value may be lessthan one hundred percent, enabling efficiency determination module 22 touse a combination of the power factor and the performance factor inselecting the phy for performing the operation.

In some examples, the respective performance factors maintained bymodule 22 indicate a relative amount of time needed to perform theoperation using each individual phy. The respective performance factormay include a scaled percentage of a respective performance valueassociated with each respective phy of the plurality of phys. Indetermining the respective performance factor for each respective phy16A-16N, efficiency determination module 22 of controller 8 maydetermine an initiator response factor for the respective phy. Theinitiator response factor may indicate a level of an initiator timeturnaround for the respective phy, which may be based on an internalresponse histogram. Using command latency monitoring hardware, firmwarein controller 8 may maintain active response time histograms for eachinitiator on each phy. Separate statistics are maintained for read andwrite directions. For reads, a histogram may track time from the firstopen request to the credit granted. For writes, a histogram may tracktime from the open request for a transfer ready frame to host 4returning a first write data frame. The respective histograms may bedetermined from running short-term statistics of the last n quantity ofcommands of the same type (e.g., n being 100,000 or any other integer).As such, the initiator response factor may be a value from zero to onebased on a probability of being in the specific histogram grouping whereone is a grouping with the lowest response times and zero is a groupingwith the largest response times.

Efficiency determination module 22 of controller 8 may then determine aphy availability time factor for the respective phy. The phyavailability time factor may indicate a level of time for the respectivephy to become available to process a new operation based on the expectedprocessing times of pending operations in a queue to be processed by therespective phy. Using, the command latency monitoring techniques (whichin some examples may be implemented in hardware), controller 8 maymaintain (e.g., within firmware) command response time statistics.Efficiency determination module 22 may calculate an expected time beforeeach phy would be available to service a new command by summing theexpected completion time for all pending commands in each phy's queuebased on the individual command lengths and internal response timestatistics. As such, the phy availability factor may be a value fromzero to one based on the total expected time until the respective phywould be available for performing the new operation, where 0 is worstcase time (e.g. >25 ms) and 1 is best case where the respective phy isimmediately available (e.g. no pending operations).

Efficiency determination module 22 of controller 8 may then determine awake-up time factor for the respective phy. The wake-up time factor mayindicate a level of time for the respective phy to switch to an activepower mode, similar to the power factor. The phy wake-up time factor maybe a value from zero to one, where one means the phy is already active(i.e., no wake-up delay), zero means the phy is in slumber mode (i.e.,the worst case wake-up delay), and a relative value based on wake-uptime between 0 and 1 for a phy in a partial power mode.

Efficiency determination module 22 of controller 8 may determine therespective performance value for the respective phy based on theinitiator response factor for the respective phy, the phy availabilitytime factor for the respective phy, the wake-up time factor for therespective phy, and a respective weight for each of the initiatorresponse factor, the phy availability time factor and the phy wake-uptime factor. Each of the initiator response factor, the phy availabilitytime factor, and the wake-up time factor may influence the performanceof the phy in various ways. As such, different implementations mayassign different weights to each of the factors. In some examples, eachfactor may have an equal weight (e.g., thirty three percent). In otherexamples, the factors may have different weights (e.g., the initiatorresponse factor weight may be fifty percent, the phy availability timefactor may be twenty-five percent, and the wake-up time factor may betwenty-five percent). In some examples, the weights may be set uponproduction of controller 8. In other examples, these weights may beadjustable by host device 4 or a user of storage device 6. In someinstances, the sum of the respective weights for each of the initiatorresponse factor, the phy availability time factor, and the wake-up timefactor may be equal to one hundred percent.

After determining the respective performance value, efficiencydetermination module 22 may multiply the respective performance valuewith the scaled percentage of the performance value to determine theperformance factor. As described above, the respective performancefactor may be a scaled percentage of a respective performance valueassociated with each respective phy of the plurality of phys. The scaledpercentage of the respective performance value may indicate the weightthat efficiency determination module 22 places on the performance factorin evaluating which phy to select for performing the operation. Forinstance, if the scaled percentage of the performance factor is equal toone hundred percent, each phy of the plurality of phys 16A-16N may be inan active power mode and executing operations in parallel, enablingefficiency determination module 22 to simply select the phy that wouldbe capable of completing the respective operation first (i.e., the phywith the largest performance factor). In other instances, the scaledpercentage of the performance value may be less than one hundredpercent, enabling efficiency determination module 22 to use acombination of the power factor and the performance factor in selectingthe phy for performing the operation.

Based on the determined power factor and performance factor, efficiencydetermination module 22 may select the second phy to perform theoperation indicated by the received signal. As indicated above, therespective power factor may be a scaled percentage of a respective powervalue associated with each respective phy of the plurality of phys, andthe respective performance factor may be a scaled percentage of arespective performance value associated with each respective phy of theplurality of phys. In some examples, the sum of the scaled percentage ofthe power factor and the scaled percentage of the performance value isequal to one hundred percent. Further, in some examples, the second phymay be different than the first phy 16A over which the signal wasreceived. In other examples, efficiency determination module 22 maydetermine that the first phy 16A is the phy for performing the operationindicated by the received signal, so the first phy may be the same phyas the determined second phy.

Once controller 8 selects second phy 16B to perform the operation, port14 may perform, using second phy 16B, the operation associated with thereceived signal. In the example of FIG. 1, phy 1613 may perform theoperation of conducting the write operation indicated in the signalreceived by phy 16A.

FIG. 3 is a flow diagram illustrating an example technique for acontroller in handling outgoing communications to a host device, inaccordance with one or more techniques of this disclosure. For thepurposes of illustration only, reference will be made to structures ofFIG. 1 in describing the functionality performed in accordance with thetechniques of this disclosure.

Techniques of this disclosure include an assignment technique performedby a controller of a hard disk drive or solid state drive to handleincoming operations from a host device, such as controller 8 of datastorage device 6. Because host devices may not be aware of operationqueues and power mode statuses of phys in a port on the hard disk driveor solid state drive, a phy that receives a signal from the host devicemay not be the most efficient phy to perform the operation indicated bythe signal. As such, when a phy receives a signal, the controller of thehard disk drive or solid state drive may utilize the techniquesdescribed herein to evaluate which phy in the port may be the phy forperforming the operation indicated by the signal based on an evaluationof how much power would be consumed by the phy in performing theoperation and how quickly the phy would be able to perform the operationgiven the phy's current state and operation queue. Based on how muchweight each of the power and performance factors are given, thecontroller may select the phy to perform the respective operation. Insome examples, more weight may be given to one of the power factor orthe performance factor, based on the needs of the particular hard diskdrive or solid state drive. While some examples may scale the evaluationsuch that one hundred percent of the evaluation is based on one of thepower factor or the performance factor, other examples utilize acombination of the power factor and the performance factor in evaluatingthe potential phys with which to perform the given operation.

In accordance with the techniques of this disclosure, port 14 may beconfigured to receive, via phy 16A, a signal (40). In some examples, thesignal may include or be associated with an operation to be performed byone of phys 16A-16D. In the example of FIG. 1, phy 16A may receive asignal from host 4 for a request to conduct a read operation on datastored in non-volatile memory 12. Examples of the signal include asignal that includes data for writing or a signal that includes anaddress of data for reading, among other things. Other examples ofoperations that may be performed by one of phys 16A-16D include a writeoperation, a read operation, a data transfer, or a data deletion, amongother things.

Responsive to phy 16A receiving the signal, controller 8 may select,based on a respective power factor associated with each respective phyof the plurality of phys 16A-16N and a respective performance factorassociated with each respective phy of the plurality of phys 16A-16N, asecond phy of the plurality of phys to utilize for performing anoperation associated with the received signal (42). In the example ofFIG. 3, phy 16A received a signal indicative of an operation to performa read operation on data stored in non-volatile memory 12. As such, onephy of the phys 16A-16N may perform that operation. However, due topreviously queued operations and power states of the various phys16A-16N, the operation may more efficiently be performed on some phys ofthe plurality of phys 16A-16N than others. Further, based on theenvironment in which data storage device 6 is performing in, controller8 may be configured to operate under various levels of power efficiencyand performance efficiency. These levels may influence the values of therespective power factors and the respective performance factors.

For instance, if data storage device 6 is configured to be a low-powerstorage device, controller 8 may select the second phy based on whichphy would require the least amount of power consumption to execute theoperation indicated by the received signal. In another instance, if datastorage device 6 is configured to operate in a high-traffic environment,controller 8 may select the second phy based on which phy would completethe operation the quickest. In still other instances, controller 8 mayselect the phy based on a combination of the power consumption and theperformance efficiency. In the example of FIG. 1, controller 8 mayselect phy 16B to perform the data transfer included in the receivedsignal, based on the respective power factor and the respectiveperformance factor of phy 16B indicating that phy 16B was the phy forperforming the operation under the current configuration of data storagedevice 6.

Based on the determined power factor and performance factor, controller8 may select the second phy to perform the operation indicated by thereceived signal. As indicated above, the respective power factor may bea scaled percentage of a respective power value associated with eachrespective phy of the plurality phys, and the respective performancefactor may be a scaled percentage of a respective performance valueassociated with each respective phy of the plurality of phys. In someexamples, the sum of the scaled percentage of the power factor and thescaled percentage of the performance value is equal to one hundredpercent. Further, in some examples, the second phy may be different thanthe first phy 16A over which the signal was received. In other examples,controller 8 may determine that the first phy 16A is the phy forperforming the operation indicated by the received signal, so the firstphy may be the same phy as the determined second phy.

Once controller 8 selects second phy 1613 to perform the operation, port14 may perform, using second phy 16B, the operation associated with thereceived signal (44). In the example of FIG. 1, phy 16B may perform theoperation of conducting the data transfer indicated in the signalreceived by phy 16A.

By using the techniques described herein, data storage device 6 mayintelligently decide which phy of phys 16A-16N to utilize in performingoperations based on the environment in which data storage device 6 isconfigured to operate. As host device 4 may be generally unaware ofoperations being performed on data storage device 6 without queryingdata storage device 6, host device 4 may arbitrarily determine which phyof phys 16A-16N to utilize in sending a signal indicative of anoperation to be performed to data storage device 6. If the same phy isconsistently used when data storage device 6 is configured forperformance, performing all operations using the same phy may result ina large loss in performance, as other phys may not execute anyoperations while the single phy executes each operation. In otherinstances, if the phy used by host device 4 to send operations to datastorage device 6 is rotated when data storage device 6 is configured forpower efficiency, performing each operation at the phy which theoperation was received may result in power inefficiencies andperformance delays based on the phys consistently being activated out ofslumber mode and being switched back into slumber mode after theoperation is executed. Further, if data storage device 6 was required toswitch environments, the previous techniques may not allow data storagedevice 6 to effectively make such a switch. Using the techniques of thecurrent disclosure, data storage device 6 may intelligently andefficiently operate under any combination of performance and poweroptimizations independently of host device 4. Further, data storagedevice 6 may alter optimization levels based on the desired environmentwithout host device 4 needing to be aware of such changes, increasingthe independence of data storage device 6.

FIG. 4 is a flow diagram illustrating an example technique for acontroller in determining a power factor for a respective phy, inaccordance with one or more techniques of this disclosure. For thepurposes of illustration only, reference will be made to structures ofFIG. 1 in describing the functionality performed in accordance with thetechniques of this disclosure.

In determining the respective power factor for each respective phy, thecontroller is essentially evaluating the power consumption necessary foreach respective phy to perform the operation indicated by the receivedsignal. In some environments, such as those with limited power suppliesor with high temperatures, the hard disk drive or solid state drive maybenefit from operating with as little power consumed as possible. Assuch, the controller may evaluate the amount of power that would beconsumed by each phy in performing the operation, including the powernecessary to place the phy in a state in which it may perform variousoperations (e.g., activating the phy from a slumber mode). In someexamples, the controller may strictly select the phy based on which phywould consume the least amount of power. In other words, disregardingthe performance factor, the controller may select the phy that wouldrequire the least amount of additional power to perform the operationindicated by the received signal. In other examples, the controller mayuse power consumption as a partial factor in selecting theoperation-performing phy, scaling the power factor and adding the scaledpower factor to a scaled performance factor.

In some examples, the respective power factor indicates an inverse levelof power consumption needed to perform the operation using therespective phy. The respective power factor may be a scaled percentageof a respective power value associated with each respective phy of theplurality of phys.

In determining the respective power factor for each respective phy16A-16N, controller 8 may determine a power mode for the respective phy(50). In some examples, the power mode may be one of an active mode, aslumber mode, or a partial power mode. For instance, if phy 16A is in anactive mode, phy 16A may be powered to actively receive signals andperform the operations included in the signals. In other instances, ifphy 16A is in slumber mode, phy 16A may neither receive signals from thehost device nor perform operations and requires a first wake-up timeduration to be transitioned to the active mode. In still otherinstances, if phy 16A is in partial power mode, phy 16A may neitherreceive signals from the host device nor perform operations and that therespective phy requires a second wake-up time duration to betransitioned to the active mode, wherein the second wake-up timeduration is less than the first wake-up time duration. For example, aphy in slumber mode or partial power mode may only be able to receivesignals from controller 8 that indicate that the respective phy shouldtransition to active mode. The time duration that the transition takes,in addition to the power needed to make such a transition, may take alonger time and require more power when the phy is in slumber moderather than partial power mode. As a tradeoff, a phy in slumber mode mayconsume less power than a phy in partial power mode. In other examples,other power modes may exist, with each power mode supplying differentamounts of power to the respective phy.

In other words, in order for phy 16A to be switched to an active modesuch that phy 16A is capable of performing operations, different amountsof power may be required. For instance, if phy 164 is already in activemode, a minimal amount of power may be needed to switch phy 16A into astate where phy 16A may perform the operation indicated by the receivedsignal. Conversely, if phy 16A is in slumber mode and receiving a verylow amount of power, a larger amount of power may be needed to switchphy 16A into a state where phy 16A may perform the operation indicatedby the received signal.

Based on the power mode for the respective phy, controller 8 maydetermine a power value for the respective phy (52). For instance, sincethe power factor indicates an inverse level of power consumption neededto perform the operation using the respective phy, larger power valuesmay be assigned to phys with power modes that require less powerconsumption to perform the operation. As such, controller 8 may assignphys in active mode a high value (e.g., one), phys in slumber mode a lowvalue (e.g., zero), and phys in a partial power mode a middle value(e.g., zero<power value<one).

Controller 8 may then multiply the power value with the scaledpercentage of the respective power value associated with the respectivephy to determine the power factor associated with the respective phy(54). As described above, the respective power factor may be a scaledpercentage of a respective power value associated with each respectivephy of the plurality of phys. The scaled percentage of the respectivepower value may indicate the weight that controller 8 places on thepower factor in evaluating which phy to select for performing theoperation. For instance, if the scaled percentage of the power factor isequal to one hundred percent, controller 8 may always select the phythat would consume the least amount of power in performing theoperation, i.e., the phy with the largest power factor. In suchinstances, only a single phy may be in active mode, with all signalsbeing received by the single active phy and all operations beingperformed by the single active phy. In other instances, the scaledpercentage of the power value may be less than one hundred percent,enabling controller 8 to use a combination of the power factor and theperformance factor in selecting the phy for performing the operation.

Based on the respective power factors for each respective phy,controller 8 may select the second phy with which port 14 may performthe operation included in the received signal (56). For example,controller 8 may select the phy with the largest respective powerfactor. In other examples, controller 8 may select the phy with thelargest sum of the phy's respective power factor and the phy'srespective performance factor.

FIG. 5 is a flow diagram illustrating an example technique for acontroller in determining a performance factor for a respective phy, inaccordance with one or more techniques of this disclosure. For thepurposes of illustration only, reference will be made to structures ofFIG. 1 in describing the functionality performed in accordance with thetechniques of this disclosure.

In determining the respective performance factor for each respectivephy, the controller is essentially evaluating how quickly eachrespective phy could perform the operation indicated by the receivedsignal to completion. In some environments, such as drives on serverdevices or shared hard disk drives, the hard disk drive may benefit fromoperating with as much parallel activity as possible amongst themultiple phys. As such, the controller may evaluate the various factorsthat contribute to how quickly each phy may be able to address theoperation indicated by the received signal, including the number ofoperations already in the respective phy's queue, how long it would taketo place the phy in a state to be able to perform the operation, and howlong the operation itself would take. In some examples, the controllermay strictly select the phy based on which phy could complete theoperation quickest. In other words, disregarding the power factor, thecontroller may select the phy that would complete the performance of theoperation indicated by the received signal in the least amount of time.In other examples, the controller may additionally use power consumptionas a partial factor in selecting the operation-performing phy, scalingthe performance factor and adding the scaled performance factor to ascaled power factor.

In some examples, the respective performance factor indicates a relativeamount of time needed to perform the operation using the respective phy.The respective performance factor may include a scaled percentage of arespective performance value associated with each respective phy of theplurality of phys.

In determining the respective performance factor for each respective phy16A-16N, controller 8 may determine an initiator response factor for therespective phy (60). The initiator response factor may indicate a levelof an initiator time turnaround for the respective phy, which may bebased on an internal response histogram. Using command latencymonitoring hardware, firmware in controller 8 may maintain activeresponse time histograms for each initiator on each phy. Separatestatistics are maintained for read and write directions. For reads, ahistogram may track time from the first open request to when credit isgranted. For writes, a histogram may track time from the open requestfor a transfer ready frame to host 4 returning the first write dataframe. The respective histograms may be determined from runningshort-term statistics of the last n commands of the same type (e.g.,n=100,000). As such, the initiator response factor may be a value fromzero to one based on a probability of being in the specific histogramgrouping where one is a grouping with the lowest response times and zerois a grouping with the largest response times.

Controller 8 may then determine a phy availability time factor for therespective phy (62). The phy availability time factor may indicate alevel of time for the respective phy to become available to process anew operation based on the expected processing times of pendingoperations in a queue to be processed by the respective phy. Using, thecommand latency monitoring hardware, the firmware of controller 8 maymaintain command response time statistics. Controller 8 may calculate anexpected time before each phy would be available to service a newcommand by summing the expected completion time for all pending commandsin each phy's queue based on the individual command lengths and internalresponse time statistics. As such, the phy availability factor may be avalue from zero to one based on the total expected time until therespective phy would be available for performing the new operation,where 0 is worst case time (e.g. >25 ms) and 1 is best case where therespective phy is immediately available (e.g. no pending operations).

Controller 8 may then determine a wake-up time factor for the respectivephy (64). The wake-up time factor may indicate a level of time for therespective phy to switch to an active power mode, similar to the powerfactor. The phy wake-up time factor may be a value from zero to one,where one means the phy is already active no wake-up delay), zero meansthe phy is in slumber mode (i.e., the worst case wake-up delay), and arelative value based on wake-up time between 0 and 1 for a phy in apartial power mode.

Controller 8 may determine the respective performance value for therespective phy based on the initiator response factor for the respectivephy, the phy availability time factor for the respective phy, thewake-up time factor for the respective phy, and a respective weight foreach of the initiator response factor, the phy availability time factor,and the wake-up time factor (66). Each of the initiator response factor,the phy availability time factor, and the wake-up time factor mayinfluence the performance of the phy in various ways. As such, differentimplementations may assign different weights to each of the factors. Insome examples, each factor may have an equal weight (i.e., 33.3%). Inother examples, the factors may have different weights (e.g., theinitiator response factor weight=50%, the phy availability timefactor=25%, and the wake-up time factor=25%). In some examples, theweights may be set upon production of controller 8. In other examples,these weights may be adjustable by host device 4 or a user of storagedevice 6. In some instances, the sum of the respective weights for eachof the initiator response factor, the phy availability time factor, andthe wake-up time factor may be equal to one hundred percent.

After determining the respective performance value, controller 8 maymultiply the respective performance value with the scaled percentage ofthe performance value to determine the performance factor (68). Asdescribed above, the respective performance factor may be a scaledpercentage of a respective performance value associated with eachrespective phy of the plurality of phys. The scaled percentage of therespective performance value may indicate the weight that controller 8places on the performance factor in evaluating which phy to select forperforming the operation. For instance, if the scaled percentage of theperformance factor is equal to one hundred percent, each phy of theplurality of phys 16A-16N may be in an active power mode and executingoperations in parallel, enabling controller 8 to simply select the phythat would be capable of completing the respective operation first(i.e., the phy with the largest performance factor). In other instances,the scaled percentage of the performance value may be less than onehundred percent, enabling controller 8 to use a combination of the powerfactor and the performance factor in selecting the phy for performingthe operation.

Based on the respective performance factors for each respective phy,controller 8 may select the second phy with which port 14 may performthe operation included in the received signal (70). For example,controller 8 may select the phy with the largest respective performancefactor. In other examples, controller 8 may select the phy with thelargest sum of the phy's respective power factor and the phy'srespective performance factor.

Example 1

A method comprising: receiving, at a wide port of a storage device, viaa first phy of a plurality of phys associated the wide port, a signal;selecting, by a controller of the storage device, based on a respectivepower factor associated with each respective phy of the plurality ofphys and a respective performance factor associated with each respectivephy of the plurality of phys, a second phy of the plurality of phys toutilize for performing an operation associated with the received signal;and performing, by the wide port, using the second phy, the operationassociated with the received signal.

Example 2

The method of example 1, wherein the respective power factor indicatesan inverse level of power consumption needed to perform the operationusing the respective phy.

Example 3

The method of any of examples 1-2, wherein the respective performancefactor indicates a relative amount of time needed to perform theoperation using the respective phy.

Example 4

The method of any of examples 1-2, wherein the respective power factorcomprises a scaled percentage of a respective power value associatedwith each respective phy of the plurality phys, and wherein therespective performance factor comprises a scaled percentage of arespective performance value associated with each respective phy of theplurality of phys.

Example 5

The method of example 4, further comprising: for each phy of theplurality of phys: determining, by the controller, a power mode for therespective phy; determining, by the controller and based on the powermode, the power value for the respective phy; and multiplying, by thecontroller, the power value with the scaled percentage of the respectivepower value associated with the respective phy to determine the powerfactor associated with the respective phy; and selecting, by thecontroller and based on the respective power factor associated with eachof the respective phys, the second phy.

Example 6

The method of example 5, wherein, when the scaled percentage of thepower factor is equal to one hundred percent, the first phy comprisesthe same phy as the second phy, and only the second phy of the pluralityof phys is active.

Example 7

The method of any of examples 5-6, wherein the second phy comprises thephy of the plurality of phys with the largest power factor.

Example 8

The method of any of examples 5-7, wherein the power mode is one of anactive mode, a slumber mode, or a partial power mode, wherein the activemode indicates that the respective phy may receive signals from a hostdevice and perform operations, wherein the slumber mode indicates thatthe respective phy may neither receive signals from the host device norperform operations and that the respective phy requires a first wake-uptime duration to be transitioned to the active mode, and wherein thepartial power mode indicates that the respective phy may neither receivesignals from the host device nor perform operations and that therespective phy requires a second wake-up time duration to betransitioned to the active mode, wherein the second wake-up timeduration is less than the first wake-up time duration

Example 9

The method of any of examples 4-8, further comprising: for each phy ofthe plurality of phys: determining, by the controller, an initiatorresponse factor for the respective phy, wherein the initiator responsefactor indicates a level of an initiator Turnaround time for therespective phy; determining, by the controller, a phy availability timefactor for the respective phy, wherein the phy availability time factorindicates a level of time for the respective phy to become available toprocess a new operation based on the expected processing times ofpending operations in a queue to be processed by the respective phy;determining, by the controller, a wake-up time factor for the respectivephy, wherein the wake-up time factor indicates a level of time for therespective phy to switch to an active power mode; determining, by thecontroller, based on the initiator response factor for the respectivephy, the phy availability time factor for the respective phy, thewake-up time factor for the respective phy, and a respective weight foreach of the initiator response factor, the phy availability time factor,and the wake-up time factor, the respective performance value for therespective phy; and multiplying, by the controller, the respectiveperformance value with the scaled percentage of the performance value todetermine the performance factor; and selecting, by the controller,based on the respective performance factors, the second phy.

Example 10

The method of example 9, wherein, when the scaled percentage of theperformance value is equal to one hundred percent, each phy of theplurality phys is in an active power mode and executing in parallel.

Example 11

The method of any of examples 9-10, wherein the second phy comprises thephy of the plurality of phys with the largest performance factor.

Example 12

The method of any of examples 9-10, wherein a sum of the respectiveweights for each of the initiator response factor, the phy availabilitytime factor, and the wake-up time factor is equal to one hundredpercent.

Example 13

The method of any of examples 4-12, wherein a sum of the scaledpercentage of the power factor and the scaled percentage of theperformance value is equal to one hundred percent.

Example 14

The method of any of examples 1-13, wherein the second phy is differentthan the first phy.

Example 15

A storage device comprising: a wide port comprising a plurality of phys,wherein the wide port is configured to: receive, via a first phy of theplurality of phys, a signal; and a controller configured to: select,based on a respective power factor associated with each respective phyof the plurality of phys and a respective performance factor associatedwith each respective phy of the plurality of phys, a second phy of theplurality of phys to utilize for performing an operation associated withthe received signal, wherein the wide port is further configured toperform, using the second phy, the operation associated with thereceived signal.

Example 16

The storage device of example 15, wherein the respective power factorindicates an inverse level of power consumption needed to perform theoperation using the respective phy, and wherein the respectiveperformance factor indicates a relative amount of time needed to performthe operation using the respective phy.

Example 17

The storage device of any of examples 15-16, wherein the respectivepower factor comprises a scaled percentage of a respective power valueassociated with each respective phy of the plurality phys, and whereinthe respective performance factor comprises a scaled percentage of arespective performance value associated with each respective phy of theplurality of phys.

Example 18

The storage device of example 17, wherein the controller is furtherconfigured to: for each phy of the plurality of phys: determining, bythe controller, a power mode for the respective phy; determining, by thecontroller and based on the power mode, the power value for therespective phy; and multiplying, by the controller, the power value withthe scaled percentage of the respective power value associated with therespective phy to determine the power factor associated with therespective phy; and selecting, by the controller and based on therespective power factor associated with each of the respective phys, thesecond phy, wherein the second phy comprises the phy of the plurality ofphys with the largest power factor, and wherein the power mode is one ofan active mode, a slumber mode, or a partial power mode, wherein theactive mode indicates that the respective phy may receive signals from ahost device and perform operations, wherein the slumber mode indicatesthat the respective phy may neither receive signals from the host devicenor perform operations and that the respective phy requires a firstwake-up time duration to be transitioned to the active mode, and whereinthe partial power mode indicates that the respective phy may neitherreceive signals from the host device nor perform operations and that therespective phy requires a second wake-up time duration to betransitioned to the active mode, wherein the second wake-up timeduration is less than the first wake-up time duration.

Example 19

The storage device of any of examples 17-18, wherein the controller isfurther configured to: for each phy of the plurality of phys:determining, by the controller, an initiator response factor for therespective phy, wherein the initiator response factor indicates a levelof an initiator turnaround time for the respective phy, determining, bythe controller, a phy availability time factor for the respective phy,wherein the phy availability time factor indicates a level of time forthe respective phy to become available to process a new operation basedon the expected processing times of pending operations in a queue to beprocessed by the respective phy; determining, by the controller, awake-up time factor for the respective phy, wherein the wake-up timefactor indicates a level of time for the respective phy to switch to anactive power mode; determining, by the controller, based on theinitiator response factor for the respective phy, the phy availabilitytime factor for the respective phy, the wake-up time factor for therespective phy, and a respective weight for each of the initiatorresponse factor, the phy availability time factor, and the wake-up timefactor, the respective performance value for the respective phy; andmultiplying, by the controller, the respective performance value withthe scaled percentage of the performance value to determine theperformance factor associated with the respective phy; and selecting, bythe controller, based on the respective performance factors, the secondphy, wherein the second phy comprises the phy of the plurality of physwith the largest performance factor, and wherein a sum of the respectiveweights for each of the initiator response factor, the phy availabilitytime factor, and the wake-up time factor is equal to one hundredpercent.

Example 20

A computer-readable medium containing instructions that, when executed,cause a controller of a storage device to: responsive to receiving, at awide port of a storage device, via a first phy of a plurality of physassociated the wide port, a signal: for each phy of the plurality ofphys: determine a power mode for the respective phy; determine, based onthe power mode, a power value for the respective phy; and multiply thepower value with a scaled percentage of the respective power valueassociated with the respective phy to determine a power factorassociated with the respective phy; determining, by the controller, aninitiator response factor for the respective phy, wherein the initiatorresponse factor indicates a level of an initiator turnaround time forthe respective phy; determine a phy availability time factor for therespective phy, wherein the phy availability time factor indicates alevel of time for the respective phy to become available to process anew operation based on the expected processing times of pendingoperations in a queue to be processed by the respective phy; determine awake-up time factor for the respective phy, wherein the wake-up timefactor indicates a level of time for the respective phy to switch to anactive power mode; determine, based on the initiator response factor forthe respective phy, the phy availability time factor for the respectivephy, the wake-up time factor for the respective phy, and a respectiveweight for each of the initiator response factor, the phy availabilitytime factor, and the wake-up time factor, a respective performance valuefor the respective phy; and multiply the respective performance valuewith a scaled percentage of the performance value to determine aperformance factor associated with the respective phy; select, based onthe respective power factor associated with each respective phy of theplurality of phys and the respective performance factor associated witheach respective phy of the plurality of phys, a second phy of theplurality of phys to utilize for performing an operation associated withthe received signal; and perform, using the second phy, the operationassociated with the received signal.

Example 21

A device comprising means for performing the method of any combinationof examples 1-14.

Example 22

A computer-readable storage medium encoded with instructions that, whenexecuted, cause at least one processor of a computing device to performthe method of any combination of examples 1-14.

Example 23

A device comprising at least one module operable by one or moreprocessors to perform the method of any combination of examples 1-14.

The techniques described in this disclosure may be implemented, at leastin part, in hardware, software, firmware, or any combination thereof.For example, various aspects of the described techniques may beimplemented within one or more processing units, including one or moremicroprocessing units, digital signal processing units (DSPs),application specific integrated circuits (ASICs), field programmablegate arrays (FPGAs), or any other equivalent integrated or discretelogic circuitry, as well as any combinations of such components. Theterm “processing unit” or “processing circuitry” may generally refer toany of the foregoing logic circuitry, alone or in combination with otherlogic circuitry, or any other equivalent circuitry. A control unitincluding hardware may also perform one or more of the techniques ofthis disclosure.

Such hardware, software, and firmware may be implemented within the samedevice or within separate devices to support the various techniquesdescribed in this disclosure. In addition, any of the described units,modules or components may be implemented together or separately asdiscrete but interoperable logic devices. Depiction of differentfeatures as modules or units is intended to highlight differentfunctional aspects and does not necessarily imply that such modules orunits must be realized by separate hardware, firmware, or softwarecomponents. Rather, functionality associated with one or more modules orunits may be performed by separate hardware, firmware, or softwarecomponents, or integrated within common or separate hardware, firmware,or software components.

The techniques described in this disclosure may also be embodied orencoded in an article of manufacture including a computer-readablestorage medium encoded with instructions. Instructions embedded orencoded in an article of manufacture including a computer-readablestorage medium, may cause one or more programmable processing units, orother processing units, to implement one or more of the techniquesdescribed herein, such as when instructions included or encoded in thecomputer-readable storage medium are executed by the one or moreprocessing units. Computer readable storage media may include randomaccess memory (RAM), read only memory (ROM), programmable read onlymemory (PROM), erasable programmable read only memory (EPROM),electrically erasable programmable read only memory (EEPROM), flashmemory, a hard disk, a compact disk ROM (CD-ROM), a floppy disk, acassette, magnetic media, optical media, or other computer readablemedia. In some examples, an article of manufacture may include one ormore computer-readable storage media.

In some examples, a computer-readable storage medium may include anon-transitory medium. The term “non-transitory” may indicate that thestorage medium is not embodied in a carrier wave or a propagated signal.In certain examples, a non-transitory storage medium may store data thatcan, over time, change in RAM or cache).

Various examples of the disclosure have been described. Any combinationof the described systems, operations, or functions is contemplated.These and other examples are within the scope of the following claims.

What is claimed is:
 1. A data storage device comprising: non-volatilememory; and a controller coupled to the non-volatile memory, wherein thecontroller is configured to: receive a signal via a first phy of aplurality of phys for performing an operation; select a second phy ofthe plurality of phys to utilize one of a wake up time factor associatedwith the received signal and a respective weight associated with thereceived signal; and perform the operation using the second phy,associated with the received signal.
 2. The data storage device of claim1, wherein the selecting is based on a respective power factorassociated with each respective phy of the plurality of phys and arespective performance factor associated with each respective phy of theplurality of phys.
 3. The data storage device of claim 2, wherein therespective power factor indicates of power consumption needed to performthe operation using the respective phy.
 4. The data storage device ofclaim 3, wherein the respective power factor indicates an inverse levelof power consumption.
 5. The data storage device of claim 2, wherein therespective performance factor indicates a relative amount of time neededto perform the operation using the respective phy.
 6. The data storagedevice of claim 1, wherein the controller comprises an efficiencydetermination module.
 7. The data storage device of claim 1, wherein thecontroller comprises a memory manager.
 8. The data storage device ofclaim 1, wherein the controller comprises a hardware engine interface.9. A data storage device, comprising: non-volatile memory; and acontroller coupled to the non-volatile memory, wherein the controller isconfigured to: receive a signal at a first phy of a plurality of phys;select a second phy of the plurality of phys to utilize for performingan operation associated with the received signal; and perform, using thesecond phy, the operation associated with the received signal, wherein arespective power factor comprises a scaled percentage of a respectivepower value associated with each respective phy of the plurality ofphys, and wherein a respective performance factor comprises a scaledpercentage of a respective performance value associated with eachrespective phy of the plurality of phys.
 10. The data storage device ofclaim 9, wherein the selecting of the second phy is based on therespective power factor associated with each respective phy of theplurality of phys and the respective performance factor associated witheach respective phy of the plurality of phys.
 11. The data storagedevice of claim 9, wherein the controller is further configured to: foreach phy of the plurality of phys: determine a power mode and a valuebased on the power mode for the respective phy; and multiply the powervalue with the scaled percentage of the respective power valueassociated with the respective phy to determine the power factorassociated with the respective phy; and select based on the respectivepower factor associated with each of the respective phys, the secondphy.
 12. The data storage device of claim 11, wherein the scaledpercentage of the power factor is equal to one hundred percent.
 13. Thedata storage device of claim 11, wherein the second phy comprises thephy of the plurality of phys with a power factor that has a greatestvalue.
 14. The data storage device of claim 13, wherein the power modeis one of an active mode, a slumber mode and a partial power mode. 15.The data storage device of claim 14, wherein the active mode indicatesthat the respective phy may receive signals from a host device andperform operations, wherein the slumber mode indicates that therespective phy may neither receive signals from the host device norperform operations and that the respective phy requires a first wake-uptime duration to be transitioned to the active mode, and wherein thepartial power mode indicates that the respective phy may neither receivesignals from the host device nor perform operations and that therespective phy requires a second wake-up time duration to betransitioned to the active mode, wherein the second wake-up timeduration is less than the first wake-up time duration.
 16. The datastorage device of claim 9, wherein the controller is further configuredto: for each phy of the plurality of phys: determine an initiatorresponse factor for the respective phy, wherein the initiator responsefactor indicates a level of an initiator turnaround time for therespective phy; determine a phy availability time factor for therespective phy, wherein the phy availability time factor indicates alevel of time for the respective phy to become available to process anew operation based on the expected processing times of pendingoperations in a queue to be processed by the respective phy; determine awake-up time factor for the respective phy, wherein the wake-up timefactor indicates a level of time for the respective phy to switch to anactive power mode; determine, based on the initiator response factor forthe respective phy, the phy availability time factor for the respectivephy, the wake-up time factor for the respective phy, and a respectiveweight for each of the initiator response factor, the phy availabilitytime factor, and the wake-up time factor, the respective performancevalue for the respective phy; and multiply the respective performancevalue with the scaled percentage of the performance value to determinethe performance factor; and select, based on the respective performancefactors, the second phy.
 17. The data storage device of claim 16,wherein the scaled percentage of the performance value is equal to onehundred percent.
 18. The data storage device of claim 17, wherein thesecond phy comprises the phy of the plurality of phys with the largestperformance factor.
 19. The data storage device of claim 17, wherein asum of the respective weights for each of the initiator response factor,the phy availability time factor, and the wake-up time factor is equalto one hundred percent.
 20. The data storage device of claim 9, whereina sum of the scaled percentage of the power factor and the scaledpercentage of the performance value is equal to one hundred percent.